

REMARKS

Claims 7-9 were allowed. Claims 2, 5, and 6 were objected to as depending upon rejected base claims. Claims 1, 3, and 4 were rejected as unpatentable over Marko in view of Kost. Applicant requests reconsideration. Claim 2 was amended to include all of the limitations of base claim 1 to traverse the objection, now standing allowable. Claims 3, 4, 5, and 6 were amended to depend on base claim 2, traversing the rejections as to claim 3 and 4, and traversing the objections to claims 5 and 6. As such, claims 2 through 9 are in suitable form for allowance.

Claim 1 stands rejected without amendment. Claim 1 is characterized as having a parallel filter bank comprising a bank of polyphase filters respectively receiving polyphase digital outputs from a parallel A/D converter, and comprising a processor for receiving filtered outputs from the bank of polyphase filters. Marko and Kost do not suggest a parallel filter bank for improved speed of operation and computational efficiency.

Kost describes an analog-to-digital (ADC) conversion system for wideband signals. The system includes a plurality (two) of A/D converters (ADC), a digital-to-analog converter (DAC), and a digital signal conditioning stage. The Kost system permits a sampling rate that is a multiple of a single ADC. The Kost system however does not describe any channelization, but merely uses a plurality (two) of polyphase samplers and converters for providing polyphase digital output. The Kost system then recombines the

1 polyphase digital outputs into a single signal 57. So, when fairly
2 read, Kost teaches splitting, polyphase staggered sampling, and
3 subsequent combining for increasing the sampling speed. There is no
4 hint of a polyphase filter bank in Kost comprising a bank of
5 polyphase filters and a processor for transforming the filter
6 outputs.

7
8 In the present invention, the polyphase ADC 14, including the
9 samplers 34a-m and converters 36a-m provides a plurality of digital
10 outputs that are time staggered. These time-staggered samples are
11 fed directly into a polyphase filter bank 42a-m. Time staggering
12 for purposes of channelization has been performed in the prior art
13 channelizers by internal commutators, not shown in the cited
14 references. The present invention does not include a commutator for
15 channelizing a sampled digital input. Kost teaches staggered
16 sampling for improved speed. Particularly, Kost shows a plurality
17 of staggered signals that are combined. Kost teaches a single
18 combined output. Kost certainly does not suggest using a bank of
19 samplers and converter for eliminating the need of a commutator by
20 feeding the staggered digital outputs into polyphase filters.

21
22 Marko teaches a method to separate the received FDMA (Frequency
23 Division Multiple Accessing) signal into individual channels. The
24 system of Marko is comprised of a conversion of the FDMA signal
25 into a complex baseband signal, converting the real and imaginary
26 parts of the resulting signal into digital form and providing
27 individual means for separating the individual channels from the
28 digitized complex baseband signal. The individual means is

1 comprised of a digital complex-mixer and a pair of digital low pass
2 filters (LPF). The individual means is replicated for each of the
3 individual channels present in the FDMA signal. In the application
4 considered by Marko, there are six channels in the FDMA signal,
5 therefore, the means for separating an individual channel is
6 replicated 6 times as shown in Figure 10 of Marko. Such an
7 arrangement is known as direct implementation and has many
8 disadvantages compared to other implementations. These
9 disadvantages include the need for each of the digital LPFs to
10 operate at full sampling rate of the composite FDMA signal which
11 according to the Nyquist criteria must be at least two times the
12 bandwidth of the FDMA signal. Thus the required sampling rate of
13 the composite signal is equal to the number of channels N
14 multiplied by the required sampling rate for an individual channel.
15 This may not be a critical disadvantage for the application
16 considered by Marko where N is equal to only 6. However, for
17 applications involving hundreds of channels, the required sampling
18 rate is multiplied by a large factor. In addition, each of the
19 digital LPF in Marco's implementation is a full-length filter. For
20 FIR filter implementation, such a filter length M may be equal to a
21 few hundred. Furthermore, Marco's implementation requires a
22 separate digital mixer for each channel. The term wideband is
23 somewhat subjective. In present day terminology, wideband refers to
24 a bandwidth of several hundred megahertz rather than 12.5 MHz used
25 in Marco' application. Thus, the true meaning of wideband in the
26 present context is the bandwidth where the availability, speed and
27 cost of both the individual components and the overall system are
28 important and possibly critical. Marco's application with 12.5 MHz

1 bandwidth does not have any real need to address these issues as
2 applied to components such as ADC, filters etc. and the total
3 channelizer. Therefore Marko has used the most direct
4 implementation known. The main focus of Marco's invention is the
5 frequency plan selected for the Satellite Digital Audio Radio
6 Service (SDARS) for the XM configuration of two geostationary
7 satellites and terrestrial repeaters so that the mutual
8 interference among the signals from the two satellites and the
9 terrestrial repeater is minimized when processed through the radio
10 receiver.

11
12 Marco uses a traditional direct implementation of the digital
13 channelizer and in his patent there is no indication of using a
14 polyphase channelizer or any other channelizer architecture, nor
15 does he show any need or use for a different ADC architecture other
16 than the traditional one. The replacement of the ADC in Marko's
17 system by the ADC taught by Kost will still require that the number
18 of digital filters is equal to twice the number of channels, one
19 for real part and one for imaginary part of the signals, and each
20 operating at the sampling rate of the composite FDMA signal. For
21 example, if there are 500 channels each requiring a sampling rate
22 of 10 Msps, that is, mega samples per second, then the Marco's
23 implementation will require 1000 filters each operating at 5000
24 Msps or at 5.0 Gsps. This means that each of the 1000 filters must
25 have M (typically a few hundred) multiplication within 0.2 nsec
26 (0.2×10^{-9} sec.) for this example. In contrast, the polyphase system
27 of the present invention will have 1000 filters each operating at
28 only 10Msps rate, and the individual filter length will be only of

1 the order M/N (1 to 2) in this example, i.e., the number of
2 multiplications for each filter is equal to M/N (1 to 2) in $0.1 \mu\text{sec}$
3 (0.1×10^{-6} sec.) thus achieving an overall reduction in the
4 computational rate by a factor of $500 \times 500 = 2.5 \times 10^5$. Thus, there are
5 several orders of improvement in both the size and speed of
6 hardware required. This remarkable improvement is accomplished by a
7 bank of polyphase filters and a transform processor that will be
8 absent in an architecture obtained by replacing the ADC in the
9 Marco's receiver by the ADC architecture taught by Kost as
10 suggested by the examiner. Due to enormous difference in the
11 computational requirements, of about 5 orders of magnitude in the
12 illustrative example, the architecture obtained by replacing the
13 ADC in the Marco's receiver by the ADC architecture taught by Kost
14 will fall short of solving the channelization problem for truly
15 wideband signals with realistic cost, size and weight of the
16 channelizer. These factors are important in most communication
17 applications but especially so in the space based systems. This
18 problem has been solved by the present invention. More
19 specifically, each of the digital component in the present
20 invention includes the sampler, ADC, polyphase filter, and
21 processor operating at a rate determined by single channel in the
22 FDMA signal, i.e., at a rate of 10 Msps in the above example
23 instead of 5000 Msps required by Marko' implementation and yet each
24 of the filters in the polyphase bank has a length of $M/500$ compared
25 to the filter length of M for each of the 1000 filters in the
26 Marko's implementation. Thus, in the polyphase implementation of
27 the present invention, there are essentially only 2 filters each of
28 length M shared among all of the N channels. These and other

1 advantages are clearly absent in an architecture obtained by
2 replacing the ADC in the Marco's receiver by the ADC architecture
3 taught by Kost.

4
5 Thus, in real practical terms, the architecture obtained by
6 replacing the ADC in the Marco's receiver by the ADC architecture
7 taught by Kost, as suggested by the examiner, will not solve the
8 problem of channelization of truly wideband signals (FDMA bandwidth
9 in hundreds of MHz) with realistic cost, size, power and weight
10 requirements for the channelizer. This is the problem solved by the
11 present invention using the combination of polyphase filters and
12 the transform processor.

13
14 In the present invention, the bank of samplers and converters
15 effectively functions as a commutator. The present invention is
16 well deserving of patent protection. The present invention uses
17 polyphase staggered sampling and converting as an extension of Kost
18 and applied to channelization for a new purpose, and that is to
19 perform both high-speed sampling and polyphase commutating during
20 channelization. As such, the bank of samplers and converters are
21 not merely high-speed samplers and converters but become, in
22 effect, a front-end channelizer of channelized digital outputs that
23 can be then fed directly into the bank of u1-m polyphase filters.
24 The polyphase staggered digital outputs from the samplers and
25 converters are directly fed into the u1-m polyphase filter bank 16
26 without the use of a commutator.

1 In the preferred form of the present invention, there is a
2 one-to-one and onto mapping between the sampled and converted
3 digital outputs to the u1-m filters and the channelization outputs
4 48a-m, but other mappings could be used. The present invention
5 provides a full bank of samplers and converters for effective
6 front-end polyphase channelization. In the present invention, the
7 digital outputs to the u1-m filters are at a low rate of the
8 samplers and converters, and as such, the channelization function
9 of the present invention need not operate upon an ultra-high speed
10 single input signal for further cost savings with improved system
11 performance. The present invention not only provides high speed
12 staggered input sampling, as in Kost, but also provides effective
13 channelization by the samplers and converters without the need for
14 commutation, and with polyphase filter banks operating on low
15 sampled rates digital input for improved performance.

16
17
18
19
20
21
22
23
24
25
26
27
28 ///

The combination of Marko and Kost does not teach or suggest a bank of polyphase filters and a transform processor for polyphase channelization which will be absent in an architecture obtained by replacing the ADC in the Marco's receiver by the ADC architecture taught by Kost as suggested by the examiner. Allowance of claim 1 as well as claims 2-9 is requested.

Respectfully Submitted

Gerrick Michael Reid

Derrick Michael Reid

Derrick Michael Reid, Esq.

The Aerospace Corporation

PO Box 92957 M1/040

Los Angeles, Ca 90009-2957

Reg. No. 32,096

///